index
:
riscv-processor
joshua/core
main
RISC-V Processor
joshua
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
joshua/core
fix: permissions fix
Joshua Yun
5 weeks
main
chore: Merge branch 'joshua/docker' into 'main'
Joshua Yun
4 months
Age
Commit message
Author
Files
Lines
2025-05-22
fix: permissions fix
joshua/core
Joshua Yun
12
-0
/
+0
2025-05-22
finished exe stage
Joshua Yun
14
-155
/
+267
2025-05-17
initial commit
Joshua Yun
9
-175
/
+426
2025-03-25
feat: initial completion of decode stage, fix: removed hardcoded path for ris...
Joshua Yun
6
-18
/
+11891
2025-03-15
feat: More setting up, got a janky decode stage that prints out the instructi...
Joshua Yun
10
-30
/
+107
2025-03-15
feat: added TB support + primitives for flipflops, initial fetch stage (not c...
Joshua Yun
12
-16
/
+186
2025-03-11
chore: Merge branch 'joshua/docker' into 'main'
main
Joshua Yun
2
-0
/
+28
2025-03-11
Dockerfile features
Joshua Yun
2
-0
/
+28
2025-02-18
chore: Merge branch 'joshua/docker' into 'main'
Joshua Yun
8
-55
/
+0
2025-02-18
feat: Delete docker
Joshua Yun
8
-55
/
+0
[...]
Clone
https://git.joshuayun.com/riscv-processor
ssh://git@git.joshuayun.com:3333/riscv-processor