| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | feat: More setting up, got a janky decode stage that prints out the ↵ | Joshua Yun | 2025-03-15 | 1 | -1/+3 |
| | | | | | instruction it receives, added dump options to fusesoc, changed instr width back th 32 from 64 | ||||
| * | feat: added TB support + primitives for flipflops, initial fetch stage (not ↵ | Joshua Yun | 2025-03-15 | 1 | -0/+2 |
| | | | | | complete), mem initialization for imem complete | ||||
| * | refactor: Cleaned up README.md | Larry Du | 2025-02-17 | 1 | -92/+0 |
| | | |||||
| * | feat: edit readme test | Adrian Cheng | 2025-02-16 | 1 | -1/+1 |
| | | |||||
| * | Initial commit | Adrian Cheng | 2025-02-14 | 1 | -0/+93 |
 |
index : riscv-processor | |
| RISC-V Processor | joshua |
| aboutsummaryrefslogtreecommitdiff |