My groupmates and I made a Out of Order processor with a LSU, GShare Branch predictor, and Early branch resolution that supports RISCV-IM. I will be writing about the further improvments that I make to the processor.