summaryrefslogtreecommitdiff
path: root/verilog/alu/LUTS
blob: 94ec7cecf86855c0e9a53ca28e88d31d0e0a4577 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
=== alu V1 ===

   Number of wires:               1965
   Number of wire bits:           2876
   Number of public wires:        1965
   Number of public wire bits:    2876
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2269
     CCU2C                          32
     L6MUX21                       339
     LUT4                         1339
     PFUMX                         559


=== alu V2 ===

   Number of wires:               2094
   Number of wire bits:           3031
   Number of public wires:        2094
   Number of public wire bits:    3031
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2386
     CCU2C                          32
     L6MUX21                       374
     LUT4                         1385
     PFUMX                         595


=== alu3 ===

   Number of wires:               2006
   Number of wire bits:           3043
   Number of public wires:        2006
   Number of public wire bits:    3043
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2317
     CCU2C                          48
     L6MUX21                       356
     LUT4                         1346
     PFUMX                         567


=== alu V4 ===

   Number of wires:               1746
   Number of wire bits:           2619
   Number of public wires:        1746
   Number of public wire bits:    2619
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2042
     CCU2C                          32
     L6MUX21                       297
     LUT4                         1218
     PFUMX                         495



=== alu V5 ===

   Number of wires:               1728
   Number of wire bits:           2635
   Number of public wires:        1728
   Number of public wire bits:    2635
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2039
     CCU2C                          32
     L6MUX21                       295
     LUT4                         1223
     PFUMX                         489


=== alu6 ===

   Number of wires:                871
   Number of wire bits:           1857
   Number of public wires:         871
   Number of public wire bits:    1857
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1183
     CCU2C                          48
     L6MUX21                       109
     LUT4                          778
     PFUMX                         248