blob: e3d78e9b62576c61ef84f9abae4edba2af9f4d7e (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
|
PROJ=alu4
VERION:=r0.2
RM = rm -rf
COPY = cp -a
PATH_SEP = /
crab: ${PROJ}.dfu
dfu: ${PROJ}.dfu
dfu-util -D $<
%.json: %.v
yosys -p "read_verilog $<; synth_ecp5 -top ${PROJ} -json $@"
%_out.config: %.json
nextpnr-ecp5 --json $< --textcfg $@ --25k --package CSFBGA285 --lpf crab.pcf
%.bit: %_out.config
ecppack --compress --freq 38.8 --input $< --bit $@
%.dfu : %.bit
$(COPY) $< $@
dfu-suffix -v 1209 -p 5af0 -a $@
sim:
verilator -Wall --cc --exe --build tbalu.cpp alu.v --trace && ./obj_dir/Valu > out
simclean:
rm -rf obj_dir/* out
clean:
$(RM) -f ${PROJ}.bit ${PROJ}_out.config ${PROJ}.json ${PROJ}.dfu
.PHONY: prog clean
|
