summaryrefslogtreecommitdiff
path: root/verilog/alu/v6/LUTS
blob: ec716bdd5b9bdbb066beefa2379ee35e3741ac67 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
ADD SUB no share

   Number of wires:                233
   Number of wire bits:            644
   Number of public wires:         233
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                256
     CCU2C                          32
     L6MUX21                        32
     LUT4                          128
     PFUMX                          64



ADD SUB Sharing

   Number of wires:                 12
   Number of wire bits:            356
   Number of public wires:          12
   Number of public wire bits:     356
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     CCU2C                          32
     LUT4                           96

XOR

   Number of wires:                204
   Number of wire bits:            548
   Number of public wires:         204
   Number of public wire bits:     548
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     CCU2C                          32
     L6MUX21                        32
     LUT4                          192
     PFUMX                          64


AND + OR

   Number of wires:                204
   Number of wire bits:            548
   Number of public wires:         204
   Number of public wire bits:     548
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     CCU2C                          32
     L6MUX21                        32
     LUT4                          192
     PFUMX                          64


   Number of wires:                212
   Number of wire bits:            556
   Number of public wires:         212
   Number of public wire bits:     556
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                328
     CCU2C                          32
     L6MUX21                        34
     LUT4                          196
     PFUMX                          66


=== alu6 ===

   Number of wires:                529
   Number of wire bits:           1122
   Number of public wires:         529
   Number of public wire bits:    1122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                731
     CCU2C                          32
     L6MUX21                        66
     LUT4                          475
     PFUMX                         158

=== alu6 === Shift left

   Number of wires:                526
   Number of wire bits:           1100
   Number of public wires:         526
   Number of public wire bits:    1100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                730
     CCU2C                          32
     L6MUX21                        67
     LUT4                          473
     PFUMX                         158

Shift right

   Number of wires:               1161
   Number of wire bits:           2070
   Number of public wires:        1161
   Number of public wire bits:    2070
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1456
     CCU2C                          32
     L6MUX21                       174
     LUT4                          923
     PFUMX                         327

Shift right muxed

=== alu6 ===

   Number of wires:                843
   Number of wire bits:           1731
   Number of public wires:         843
   Number of public wire bits:    1731
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1134
     CCU2C                          32
     L6MUX21                       103
     LUT4                          756
     PFUMX                         243

Set less than signed

=== alu6 ===

   Number of wires:                843
   Number of wire bits:           1731
   Number of public wires:         843
   Number of public wire bits:    1731
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1134
     CCU2C                          32
     L6MUX21                       103
     LUT4                          756
     PFUMX                         243

Set less than unsigned

=== alu6 ===

   Number of wires:                871
   Number of wire bits:           1857
   Number of public wires:         871
   Number of public wire bits:    1857
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1183
     CCU2C                          48
     L6MUX21                       109
     LUT4                          778
     PFUMX                         248