summaryrefslogtreecommitdiff
path: root/verilog/alu/v6/obj_dir/Valu6.cpp
blob: 2e022591b51b96bbacabe32b67b023297b30b97f (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Valu6.h for the primary calling header

#include "Valu6.h"
#include "Valu6__Syms.h"

//==========

void Valu6::eval_step() {
    VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate Valu6::eval\n"); );
    Valu6__Syms* __restrict vlSymsp = this->__VlSymsp;  // Setup global symbol table
    Valu6* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
#ifdef VL_DEBUG
    // Debug assertions
    _eval_debug_assertions();
#endif  // VL_DEBUG
    // Initialize
    if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) _eval_initial_loop(vlSymsp);
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
        VL_DEBUG_IF(VL_DBG_MSGF("+ Clock loop\n"););
        vlSymsp->__Vm_activity = true;
        _eval(vlSymsp);
        if (VL_UNLIKELY(++__VclockLoop > 100)) {
            // About to fail, so enable debug to see what's not settling.
            // Note you must run make with OPT=-DVL_DEBUG for debug prints.
            int __Vsaved_debug = Verilated::debug();
            Verilated::debug(1);
            __Vchange = _change_request(vlSymsp);
            Verilated::debug(__Vsaved_debug);
            VL_FATAL_MT("alu6.v", 6, "",
                "Verilated model didn't converge\n"
                "- See DIDNOTCONVERGE in the Verilator manual");
        } else {
            __Vchange = _change_request(vlSymsp);
        }
    } while (VL_UNLIKELY(__Vchange));
}

void Valu6::_eval_initial_loop(Valu6__Syms* __restrict vlSymsp) {
    vlSymsp->__Vm_didInit = true;
    _eval_initial(vlSymsp);
    vlSymsp->__Vm_activity = true;
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
        _eval_settle(vlSymsp);
        _eval(vlSymsp);
        if (VL_UNLIKELY(++__VclockLoop > 100)) {
            // About to fail, so enable debug to see what's not settling.
            // Note you must run make with OPT=-DVL_DEBUG for debug prints.
            int __Vsaved_debug = Verilated::debug();
            Verilated::debug(1);
            __Vchange = _change_request(vlSymsp);
            Verilated::debug(__Vsaved_debug);
            VL_FATAL_MT("alu6.v", 6, "",
                "Verilated model didn't DC converge\n"
                "- See DIDNOTCONVERGE in the Verilator manual");
        } else {
            __Vchange = _change_request(vlSymsp);
        }
    } while (VL_UNLIKELY(__Vchange));
}

VL_INLINE_OPT void Valu6::_combo__TOP__1(Valu6__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Valu6::_combo__TOP__1\n"); );
    Valu6* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->alu6__DOT__sum = (vlTOPp->alu_in_1 + ((1U 
                                                   & (((IData)(vlTOPp->alu_op_i) 
                                                       >> 3U) 
                                                      | (((IData)(vlTOPp->alu_op_i) 
                                                          >> 1U) 
                                                         & (~ (IData)(vlTOPp->alu_op_i)))))
                                                   ? 
                                                  ((IData)(1U) 
                                                   + 
                                                   (~ vlTOPp->alu_in_2))
                                                   : vlTOPp->alu_in_2));
    vlTOPp->alu_output = ((0U == (7U & (IData)(vlTOPp->alu_op_i)))
                           ? vlTOPp->alu6__DOT__sum
                           : ((4U == (7U & (IData)(vlTOPp->alu_op_i)))
                               ? (vlTOPp->alu_in_1 
                                  ^ vlTOPp->alu_in_2)
                               : ((6U == (7U & (IData)(vlTOPp->alu_op_i)))
                                   ? (vlTOPp->alu_in_1 
                                      | vlTOPp->alu_in_2)
                                   : ((7U == (7U & (IData)(vlTOPp->alu_op_i)))
                                       ? (vlTOPp->alu_in_1 
                                          & vlTOPp->alu_in_2)
                                       : ((1U == (7U 
                                                  & (IData)(vlTOPp->alu_op_i)))
                                           ? ((0x40U 
                                               & vlTOPp->alu_in_2)
                                               ? 0U
                                               : ((0x1fU 
                                                   >= 
                                                   (0x3fU 
                                                    & vlTOPp->alu_in_2))
                                                   ? 
                                                  (vlTOPp->alu_in_1 
                                                   << 
                                                   (0x3fU 
                                                    & vlTOPp->alu_in_2))
                                                   : 0U))
                                           : ((5U == 
                                               (7U 
                                                & (IData)(vlTOPp->alu_op_i)))
                                               ? ((
                                                   (0x1fU 
                                                    >= 
                                                    (0x3fU 
                                                     & vlTOPp->alu_in_2))
                                                    ? 
                                                   (vlTOPp->alu_in_1 
                                                    >> 
                                                    (0x3fU 
                                                     & vlTOPp->alu_in_2))
                                                    : 0U) 
                                                  | ((8U 
                                                      & (IData)(vlTOPp->alu_op_i))
                                                      ? 
                                                     ((IData)(0xffffffffU) 
                                                      << 
                                                      ((0x80000000U 
                                                        & vlTOPp->alu_in_2)
                                                        ? 0U
                                                        : 
                                                       ((0x10U 
                                                         & ((~ 
                                                             (vlTOPp->alu_in_2 
                                                              >> 4U)) 
                                                            << 4U)) 
                                                        | ((8U 
                                                            & ((~ 
                                                                (vlTOPp->alu_in_2 
                                                                 >> 3U)) 
                                                               << 3U)) 
                                                           | ((4U 
                                                               & ((~ 
                                                                   (vlTOPp->alu_in_2 
                                                                    >> 2U)) 
                                                                  << 2U)) 
                                                              | ((2U 
                                                                  & ((~ 
                                                                      (vlTOPp->alu_in_2 
                                                                       >> 1U)) 
                                                                     << 1U)) 
                                                                 | (1U 
                                                                    & (~ vlTOPp->alu_in_2))))))))
                                                      : 0U))
                                               : ((2U 
                                                   == 
                                                   (7U 
                                                    & (IData)(vlTOPp->alu_op_i)))
                                                   ? 
                                                  (1U 
                                                   & (vlTOPp->alu6__DOT__sum 
                                                      >> 0x1fU))
                                                   : 
                                                  ((3U 
                                                    == 
                                                    (7U 
                                                     & (IData)(vlTOPp->alu_op_i)))
                                                    ? 
                                                   ((vlTOPp->alu_in_1 
                                                     < vlTOPp->alu_in_2)
                                                     ? 1U
                                                     : 0U)
                                                    : 0U))))))));
}

void Valu6::_eval(Valu6__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Valu6::_eval\n"); );
    Valu6* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_combo__TOP__1(vlSymsp);
}

VL_INLINE_OPT QData Valu6::_change_request(Valu6__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Valu6::_change_request\n"); );
    Valu6* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    return (vlTOPp->_change_request_1(vlSymsp));
}

VL_INLINE_OPT QData Valu6::_change_request_1(Valu6__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Valu6::_change_request_1\n"); );
    Valu6* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // Change detection
    QData __req = false;  // Logically a bool
    return __req;
}

#ifdef VL_DEBUG
void Valu6::_eval_debug_assertions() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Valu6::_eval_debug_assertions\n"); );
    // Body
    if (VL_UNLIKELY((alu_op_i & 0xf0U))) {
        Verilated::overWidthError("alu_op_i");}
}
#endif  // VL_DEBUG