verilog/alu/v6/obj_dir/Valu6__Syms.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VALU6__SYMS_H_
#define VERILATED_VALU6__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "Valu6.h"

// INCLUDE MODULE CLASSES
#include "Valu6___024root.h"

// SYMS CLASS (contains all model state)
class Valu6__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    Valu6* const __Vm_modelp;
    bool __Vm_activity = false;  ///< Used by trace routines to determine change occurred
    uint32_t __Vm_baseCode = 0;  ///< Used by trace routines when tracing multiple models
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    Valu6___024root                TOP;

    // CONSTRUCTORS
    Valu6__Syms(VerilatedContext* contextp, const char* namep, Valu6* modelp);
    ~Valu6__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

#endif  // guard