verilog/alu/v6/obj_dir/Valu6___024root__Slow.cpp


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Valu6.h for the primary calling header

#include "verilated.h"

#include "Valu6__Syms.h"
#include "Valu6___024root.h"

void Valu6___024root___ctor_var_reset(Valu6___024root* vlSelf);

Valu6___024root::Valu6___024root(const char* _vcname__)
    : VerilatedModule(_vcname__)
 {
    // Reset structure values
    Valu6___024root___ctor_var_reset(this);
}

void Valu6___024root::__Vconfigure(Valu6__Syms* _vlSymsp, bool first) {
    if (false && first) {}  // Prevent unused
    this->vlSymsp = _vlSymsp;
}

Valu6___024root::~Valu6___024root() {
}