diff options
author | Joshua Yun <joshua@joshuayun.com> | 2025-02-16 15:08:05 -0600 |
---|---|---|
committer | Joshua Yun <joshua@joshuayun.com> | 2025-02-16 15:08:05 -0600 |
commit | 7cb6c29fde2543dff50987964d03f2525376a429 (patch) | |
tree | 53a30a140c795482d81a087c65c07bb8049f938a /top.core | |
parent | 1d3029a3b3f47146ae47a08cd4ce6695be20f286 (diff) | |
download | riscv-processor-7cb6c29fde2543dff50987964d03f2525376a429.tar.gz |
Initial docker setup commit
Diffstat (limited to 'top.core')
-rw-r--r-- | top.core | 39 |
1 files changed, 39 insertions, 0 deletions
diff --git a/top.core b/top.core new file mode 100644 index 0000000..e8a009d --- /dev/null +++ b/top.core @@ -0,0 +1,39 @@ +CAPI=2: +name: bingchao:riscv:top +description: Fully Linux Capable Processor + +filesets: + rtl: + files: + - rtl/top.sv + - rtl/top.svh: + is_include_file: true + file_type: systemVerilogSource + + tb: + files: + - tb/top_tb.sv + file_type: systemVerilogSource + +targets: + + default: &default + filesets: + - rtl + toplevel: top + parameters: + - clk_freq_hz + + sim: + <<: *default + description: Simulate the design + default_tool: verilator + tools: + verilator: + verilator_options: + icarus: + iverilog_options: + - -g2012 + parameters: + - pulses=10 + |