multiplier/hdl/half_adder.sv


1
2
3
4
5
6
7
8
9
10
11

module half_adder (
	input logic a,
	input logic b,
	output logic sum,
	output logic carry
);

assign sum = a ^ b;
assign carry = a & b;

endmodule