1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
|
/**
******************************************************************************
* @file stm32h7xx_ll_pwr.h
* @author MCD Application Team
* @brief Header file of PWR LL module.
******************************************************************************
* @attention
*
* Copyright (c) 2017 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef STM32H7xx_LL_PWR_H
#define STM32H7xx_LL_PWR_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32h7xx.h"
/** @addtogroup STM32H7xx_LL_Driver
* @{
*/
#if defined (PWR)
/** @defgroup PWR_LL PWR
* @{
*/
/* Private types -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private constants ---------------------------------------------------------*/
/** @defgroup PWR_LL_Private_Constants PWR Private Constants
* @{
*/
/** @defgroup PWR_LL_WAKEUP_PIN_OFFSET Wake-Up Pins register offsets Defines
* @brief Flags defines which can be used with LL_PWR_WriteReg function
* @{
*/
/* Wake-Up Pins PWR register offsets */
#define LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET 2UL
#define LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK 0x1FU
/**
* @}
*/
/**
* @}
*/
/* Private macros ------------------------------------------------------------*/
/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/
/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
* @{
*/
/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
* @brief Flags defines which can be used with LL_PWR_WriteReg function
* @{
*/
#define LL_PWR_FLAG_CPU_CSSF PWR_CPUCR_CSSF /*!< Clear flags for CPU */
#if defined (DUAL_CORE)
#define LL_PWR_FLAG_CPU2_CSSF PWR_CPU2CR_CSSF /*!< Clear flags for CPU2 */
#endif /* DUAL_CORE */
#define LL_PWR_FLAG_WKUPCR_WKUPC6 PWR_WKUPCR_WKUPC6 /*!< Clear PC1 WKUP flag */
#if defined (PWR_WKUPCR_WKUPC5)
#define LL_PWR_FLAG_WKUPCR_WKUPC5 PWR_WKUPCR_WKUPC5 /*!< Clear PI11 WKUP flag */
#endif /* defined (PWR_WKUPCR_WKUPC5) */
#define LL_PWR_FLAG_WKUPCR_WKUPC4 PWR_WKUPCR_WKUPC4 /*!< Clear PC13 WKUP flag */
#if defined (PWR_WKUPCR_WKUPC3)
#define LL_PWR_FLAG_WKUPCR_WKUPC3 PWR_WKUPCR_WKUPC3 /*!< Clear PI8 WKUP flag */
#endif /* defined (PWR_WKUPCR_WKUPC3) */
#define LL_PWR_FLAG_WKUPCR_WKUPC2 PWR_WKUPCR_WKUPC2 /*!< Clear PA2 WKUP flag */
#define LL_PWR_FLAG_WKUPCR_WKUPC1 PWR_WKUPCR_WKUPC1 /*!< Clear PA0 WKUP flag */
/**
* @}
*/
/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
* @brief Flags defines which can be used with LL_PWR_ReadReg function
* @{
*/
#define LL_PWR_FLAG_AVDO PWR_CSR1_AVDO /*!< Analog voltage detector output on VDDA flag */
#define LL_PWR_FLAG_PVDO PWR_CSR1_PVDO /*!< Programmable voltage detect output flag */
#define LL_PWR_FLAG_ACTVOS PWR_CSR1_ACTVOS /*!< Current VOS applied for VCORE voltage scaling flag */
#define LL_PWR_FLAG_ACTVOSRDY PWR_CSR1_ACTVOSRDY /*!< Ready bit for current actual used VOS for VCORE voltage scaling flag */
#if defined (PWR_CSR1_MMCVDO)
#define LL_PWR_FLAG_MMCVDO PWR_CSR1_MMCVDO /*!< Voltage detector output on VDDMMC flag */
#endif /* PWR_CSR1_MMCVDO */
#define LL_PWR_FLAG_TEMPH PWR_CR2_TEMPH /*!< Temperature high threshold flag */
#define LL_PWR_FLAG_TEMPL PWR_CR2_TEMPL /*!< Temperature low threshold flag */
#define LL_PWR_FLAG_VBATH PWR_CR2_VBATH /*!< VBAT high threshold flag */
#define LL_PWR_FLAG_VBATL PWR_CR2_VBATL /*!< VBAT low threshold flag */
#define LL_PWR_FLAG_BRRDY PWR_CR2_BRRDY /*!< Backup Regulator ready flag */
#define LL_PWR_FLAG_USBRDY PWR_CR3_USB33RDY /*!< USB supply ready flag */
#define LL_PWR_FLAG_SMPSEXTRDY PWR_CR3_SMPSEXTRDY /*!< SMPS External supply ready flag */
#if defined (PWR_CPUCR_SBF_D2)
#define LL_PWR_FLAG_CPU_SBF_D2 PWR_CPUCR_SBF_D2 /*!< D2 domain DSTANDBY Flag */
#endif /* PWR_CPUCR_SBF_D2 */
#if defined (PWR_CPUCR_SBF_D1)
#define LL_PWR_FLAG_CPU_SBF_D1 PWR_CPUCR_SBF_D1 /*!< D1 domain DSTANDBY Flag */
#endif /* PWR_CPUCR_SBF_D1 */
#define LL_PWR_FLAG_CPU_SBF PWR_CPUCR_SBF /*!< System STANDBY Flag */
#define LL_PWR_FLAG_CPU_STOPF PWR_CPUCR_STOPF /*!< STOP Flag */
#if defined (DUAL_CORE)
#define LL_PWR_FLAG_CPU_HOLD2F PWR_CPUCR_HOLD2F /*!< CPU2 in hold wakeup flag */
#endif /* DUAL_CORE */
#if defined (DUAL_CORE)
#define LL_PWR_FLAG_CPU2_SBF_D2 PWR_CPU2CR_SBF_D2 /*!< D2 domain DSTANDBY Flag */
#define LL_PWR_FLAG_CPU2_SBF_D1 PWR_CPU2CR_SBF_D1 /*!< D1 domain DSTANDBY Flag */
#define LL_PWR_FLAG_CPU2_SBF PWR_CPU2CR_SBF /*!< System STANDBY Flag */
#define LL_PWR_FLAG_CPU2_STOPF PWR_CPU2CR_STOPF /*!< STOP Flag */
#define LL_PWR_FLAG_CPU2_HOLD1F PWR_CPU2CR_HOLD1F /*!< CPU1 in hold wakeup flag */
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
#define LL_PWR_D3CR_VOSRDY PWR_D3CR_VOSRDY /*!< Voltage scaling ready flag */
#else
#define LL_PWR_SRDCR_VOSRDY PWR_SRDCR_VOSRDY /*!< Voltage scaling ready flag */
#endif /* PWR_CPUCR_PDDS_D2 */
#define LL_PWR_WKUPFR_WKUPF6 PWR_WKUPFR_WKUPF6 /*!< Wakeup flag on PC1 */
#if defined (PWR_WKUPFR_WKUPF5)
#define LL_PWR_WKUPFR_WKUPF5 PWR_WKUPFR_WKUPF5 /*!< Wakeup flag on PI11 */
#endif /* defined (PWR_WKUPFR_WKUPF5) */
#define LL_PWR_WKUPFR_WKUPF4 PWR_WKUPFR_WKUPF4 /*!< Wakeup flag on PC13 */
#if defined (PWR_WKUPFR_WKUPF3)
#define LL_PWR_WKUPFR_WKUPF3 PWR_WKUPFR_WKUPF3 /*!< Wakeup flag on PI8 */
#endif /* defined (PWR_WKUPFR_WKUPF3) */
#define LL_PWR_WKUPFR_WKUPF2 PWR_WKUPFR_WKUPF2 /*!< Wakeup flag on PA2 */
#define LL_PWR_WKUPFR_WKUPF1 PWR_WKUPFR_WKUPF1 /*!< Wakeup flag on PA0 */
/**
* @}
*/
/** @defgroup PWR_LL_EC_MODE_PWR Power mode
* @{
*/
#if defined (PWR_CPUCR_PDDS_D2)
#define LL_PWR_CPU_MODE_D1STOP 0x00000000U /*!< Enter D1 domain to Stop mode when the CPU enters deepsleep */
#define LL_PWR_CPU_MODE_D1STANDBY PWR_CPUCR_PDDS_D1 /*!< Enter D1 domain to Standby mode when the CPU enters deepsleep */
#else
#define LL_PWR_CPU_MODE_CDSTOP 0x00000000U /*!< Enter CD domain to Stop mode when the CPU enters deepsleep */
#define LL_PWR_CPU_MODE_CDSTOP2 PWR_CPUCR_RETDS_CD /*!< Enter CD domain to Stop2 mode when the CPU enters deepsleep */
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (PWR_CPUCR_PDDS_D2)
#define LL_PWR_CPU_MODE_D2STOP 0x00000000U /*!< Enter D2 domain to Stop mode when the CPU enters deepsleep */
#define LL_PWR_CPU_MODE_D2STANDBY PWR_CPUCR_PDDS_D2 /*!< Enter D2 domain to Standby mode when the CPU enters deepsleep */
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (PWR_CPUCR_PDDS_D2)
#define LL_PWR_CPU_MODE_D3RUN PWR_CPUCR_RUN_D3 /*!< Keep system D3 domain in Run mode when the CPU enter deepsleep */
#define LL_PWR_CPU_MODE_D3STOP 0x00000000U /*!< Enter D3 domain to Stop mode when the CPU enters deepsleep */
#define LL_PWR_CPU_MODE_D3STANDBY PWR_CPUCR_PDDS_D3 /*!< Enter D3 domain to Standby mode when the CPU enters deepsleep */
#else
#define LL_PWR_CPU_MODE_SRDRUN PWR_CPUCR_RUN_SRD /*!< Keep system SRD domain in Run mode when the CPU enter deepsleep */
#define LL_PWR_CPU_MODE_SRDSTOP 0x00000000U /*!< Enter SRD domain to Stop mode when the CPU enters deepsleep */
#define LL_PWR_CPU_MODE_SRDSTANDBY PWR_CPUCR_PDDS_SRD /*!< Enter SRD domain to Standby mode when the CPU enters deepsleep */
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
#define LL_PWR_CPU2_MODE_D1STOP 0x00000000U /*!< Enter D1 domain to Stop mode when the CPU2 enters deepsleep */
#define LL_PWR_CPU2_MODE_D1STANDBY PWR_CPU2CR_PDDS_D1 /*!< Enter D1 domain to Standby mode when the CPU2 enters deepsleep */
#define LL_PWR_CPU2_MODE_D2STOP 0x00000000U /*!< Enter D2 domain to Stop mode when the CPU2 enters deepsleep */
#define LL_PWR_CPU2_MODE_D2STANDBY PWR_CPU2CR_PDDS_D2 /*!< Enter D2 domain to Standby mode when the CPU2 enters deepsleep */
#define LL_PWR_CPU2_MODE_D3RUN PWR_CPU2CR_RUN_D3 /*!< Keep system D3 domain in RUN mode when the CPU2 enter deepsleep */
#define LL_PWR_CPU2_MODE_D3STOP 0x00000000U /*!< Enter D3 domain to Stop mode when the CPU2 enters deepsleep */
#define LL_PWR_CPU2_MODE_D3STANDBY PWR_CPU2CR_PDDS_D3 /*!< Enter D3 domain to Standby mode when the CPU2 enter deepsleep */
#endif /* DUAL_CORE */
/**
* @}
*/
/** @defgroup PWR_LL_EC_REGU_VOLTAGE Run mode Regulator Voltage Scaling
* @{
*/
#if defined (PWR_CPUCR_PDDS_D2)
#define LL_PWR_REGU_VOLTAGE_SCALE3 PWR_D3CR_VOS_0 /*!< Select voltage scale 3 */
#define LL_PWR_REGU_VOLTAGE_SCALE2 PWR_D3CR_VOS_1 /*!< Select voltage scale 2 */
#define LL_PWR_REGU_VOLTAGE_SCALE1 (PWR_D3CR_VOS_0 | PWR_D3CR_VOS_1) /*!< Select voltage scale 1 */
#if defined (SYSCFG_PWRCR_ODEN) /* STM32H74xxx and STM32H75xxx lines */
#define LL_PWR_REGU_VOLTAGE_SCALE0 (PWR_D3CR_VOS_0 | PWR_D3CR_VOS_1) /*!< Select voltage scale 0 */
#else
#define LL_PWR_REGU_VOLTAGE_SCALE0 0x00000000U /*!< Select voltage scale 0 */
#endif /* defined (SYSCFG_PWRCR_ODEN) */
#else
#define LL_PWR_REGU_VOLTAGE_SCALE3 0x00000000U /*!< Select voltage scale 3 */
#define LL_PWR_REGU_VOLTAGE_SCALE2 PWR_D3CR_VOS_0 /*!< Select voltage scale 2 */
#define LL_PWR_REGU_VOLTAGE_SCALE1 PWR_D3CR_VOS_1 /*!< Select voltage scale 1 */
#define LL_PWR_REGU_VOLTAGE_SCALE0 (PWR_D3CR_VOS_0 | PWR_D3CR_VOS_1) /*!< Select voltage scale 0 */
#endif /* PWR_CPUCR_PDDS_D2 */
/**
* @}
*/
/** @defgroup PWR_LL_EC_STOP_MODE_REGU_VOLTAGE Stop mode Regulator Voltage Scaling
* @{
*/
#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE5 PWR_CR1_SVOS_0 /*!< Select voltage scale 5 when system enters STOP mode */
#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE4 PWR_CR1_SVOS_1 /*!< Select voltage scale 4 when system enters STOP mode */
#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE3 (PWR_CR1_SVOS_0 | PWR_CR1_SVOS_1) /*!< Select voltage scale 3 when system enters STOP mode */
/**
* @}
*/
/** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE Regulator Mode In Deep Sleep Mode
* @{
*/
#define LL_PWR_REGU_DSMODE_MAIN 0x00000000U /*!< Voltage Regulator in main mode during deepsleep mode */
#define LL_PWR_REGU_DSMODE_LOW_POWER PWR_CR1_LPDS /*!< Voltage Regulator in low-power mode during deepsleep mode */
/**
* @}
*/
/** @defgroup PWR_LL_EC_PVDLEVEL Power Digital Voltage Level Detector
* @{
*/
#define LL_PWR_PVDLEVEL_0 PWR_CR1_PLS_LEV0 /*!< Voltage threshold detected by PVD 1.95 V */
#define LL_PWR_PVDLEVEL_1 PWR_CR1_PLS_LEV1 /*!< Voltage threshold detected by PVD 2.1 V */
#define LL_PWR_PVDLEVEL_2 PWR_CR1_PLS_LEV2 /*!< Voltage threshold detected by PVD 2.25 V */
#define LL_PWR_PVDLEVEL_3 PWR_CR1_PLS_LEV3 /*!< Voltage threshold detected by PVD 2.4 V */
#define LL_PWR_PVDLEVEL_4 PWR_CR1_PLS_LEV4 /*!< Voltage threshold detected by PVD 2.55 V */
#define LL_PWR_PVDLEVEL_5 PWR_CR1_PLS_LEV5 /*!< Voltage threshold detected by PVD 2.7 V */
#define LL_PWR_PVDLEVEL_6 PWR_CR1_PLS_LEV6 /*!< Voltage threshold detected by PVD 2.85 V */
#define LL_PWR_PVDLEVEL_7 PWR_CR1_PLS_LEV7 /*!< External voltage level on PVD_IN pin, compared to internal VREFINT level. */
/**
* @}
*/
/** @defgroup PWR_LL_EC_AVDLEVEL Power Analog Voltage Level Detector
* @{
*/
#define LL_PWR_AVDLEVEL_0 PWR_CR1_ALS_LEV0 /*!< Analog Voltage threshold detected by AVD 1.7 V */
#define LL_PWR_AVDLEVEL_1 PWR_CR1_ALS_LEV1 /*!< Analog Voltage threshold detected by AVD 2.1 V */
#define LL_PWR_AVDLEVEL_2 PWR_CR1_ALS_LEV2 /*!< Analog Voltage threshold detected by AVD 2.5 V */
#define LL_PWR_AVDLEVEL_3 PWR_CR1_ALS_LEV3 /*!< Analog Voltage threshold detected by AVD 2.8 V */
/**
* @}
*/
/** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR Battery Charge Resistor
* @{
*/
#define LL_PWR_BATT_CHARG_RESISTOR_5K 0x00000000U /*!< Charge the Battery through a 5 kO resistor */
#define LL_PWR_BATT_CHARGRESISTOR_1_5K PWR_CR3_VBRS /*!< Charge the Battery through a 1.5 kO resistor */
/**
* @}
*/
/** @defgroup PWR_LL_EC_WAKEUP_PIN Wakeup Pins
* @{
*/
#define LL_PWR_WAKEUP_PIN1 PWR_WKUPEPR_WKUPEN1 /*!< Wake-Up pin 1 : PA0 */
#define LL_PWR_WAKEUP_PIN2 PWR_WKUPEPR_WKUPEN2 /*!< Wake-Up pin 2 : PA2 */
#if defined (PWR_WKUPEPR_WKUPEN3)
#define LL_PWR_WAKEUP_PIN3 PWR_WKUPEPR_WKUPEN3 /*!< Wake-Up pin 3 : PI8 */
#endif /* defined (PWR_WKUPEPR_WKUPEN3) */
#define LL_PWR_WAKEUP_PIN4 PWR_WKUPEPR_WKUPEN4 /*!< Wake-Up pin 4 : PC13 */
#if defined (PWR_WKUPEPR_WKUPEN5)
#define LL_PWR_WAKEUP_PIN5 PWR_WKUPEPR_WKUPEN5 /*!< Wake-Up pin 5 : PI11 */
#endif /* defined (PWR_WKUPEPR_WKUPEN5) */
#define LL_PWR_WAKEUP_PIN6 PWR_WKUPEPR_WKUPEN6 /*!< Wake-Up pin 6 : PC1 */
/**
* @}
*/
/** @defgroup PWR_LL_EC_WAKEUP_PIN_PULL Wakeup Pins pull configuration
* @{
*/
#define LL_PWR_WAKEUP_PIN_NOPULL 0x00000000UL /*!< Configure Wake-Up pin in no pull */
#define LL_PWR_WAKEUP_PIN_PULLUP 0x00000001UL /*!< Configure Wake-Up pin in pull Up */
#define LL_PWR_WAKEUP_PIN_PULLDOWN 0x00000002UL /*!< Configure Wake-Up pin in pull Down */
/**
* @}
*/
/** @defgroup PWR_LL_EC_SUPPLY_PWR Power supply source configuration
* @{
*/
#define LL_PWR_LDO_SUPPLY PWR_CR3_LDOEN /*!< Core domains are supplied from the LDO */
#if defined (SMPS)
#define LL_PWR_DIRECT_SMPS_SUPPLY PWR_CR3_SMPSEN /*!< Core domains are supplied from the SMPS */
#define LL_PWR_SMPS_1V8_SUPPLIES_LDO (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 1.8V output supplies the LDO which supplies the Core domains */
#define LL_PWR_SMPS_2V5_SUPPLIES_LDO (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 2.5V output supplies the LDO which supplies the Core domains */
#define LL_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 1.8V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO */
#define LL_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 2.5V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO */
#define LL_PWR_SMPS_1V8_SUPPLIES_EXT (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS) /*!< The SMPS 1.8V output supplies an external source which supplies the Core domains */
#define LL_PWR_SMPS_2V5_SUPPLIES_EXT (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS) /*!< The SMPS 2.5V output supplies an external source which supplies the Core domains */
#endif /* SMPS */
#define LL_PWR_EXTERNAL_SOURCE_SUPPLY PWR_CR3_BYPASS /*!< The SMPS and the LDO are Bypassed. The Core domains are supplied from an external source */
/**
* @}
*/
/**
* @}
*/
/* Exported macro ------------------------------------------------------------*/
/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
* @{
*/
/** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
* @{
*/
/**
* @brief Write a value in PWR register
* @param __REG__ Register to be written
* @param __VALUE__ Value to be written in the register
* @retval None
*/
#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
/**
* @brief Read a value in PWR register
* @param __REG__ Register to be read
* @retval Register value
*/
#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
/**
* @}
*/
/**
* @}
*/
/* Exported functions --------------------------------------------------------*/
/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
* @{
*/
/** @defgroup PWR_LL_EF_Configuration Configuration
* @{
*/
/**
* @brief Set the voltage Regulator mode during deep sleep mode
* @rmtoll CR1 LPDS LL_PWR_SetRegulModeDS
* @param RegulMode This parameter can be one of the following values:
* @arg @ref LL_PWR_REGU_DSMODE_MAIN
* @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode)
{
MODIFY_REG(PWR->CR1, PWR_CR1_LPDS, RegulMode);
}
/**
* @brief Get the voltage Regulator mode during deep sleep mode
* @rmtoll CR1 LPDS LL_PWR_GetRegulModeDS
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_REGU_DSMODE_MAIN
* @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER
*/
__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void)
{
return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPDS));
}
/**
* @brief Enable Power Voltage Detector
* @rmtoll CR1 PVDEN LL_PWR_EnablePVD
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnablePVD(void)
{
SET_BIT(PWR->CR1, PWR_CR1_PVDEN);
}
/**
* @brief Disable Power Voltage Detector
* @rmtoll CR1 PVDEN LL_PWR_DisablePVD
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisablePVD(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_PVDEN);
}
/**
* @brief Check if Power Voltage Detector is enabled
* @rmtoll CR1 PVDEN LL_PWR_IsEnabledPVD
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_PVDEN) == (PWR_CR1_PVDEN)) ? 1UL : 0UL);
}
/**
* @brief Configure the voltage threshold detected by the Power Voltage Detector
* @rmtoll CR1 PLS LL_PWR_SetPVDLevel
* @param PVDLevel This parameter can be one of the following values:
* @arg @ref LL_PWR_PVDLEVEL_0
* @arg @ref LL_PWR_PVDLEVEL_1
* @arg @ref LL_PWR_PVDLEVEL_2
* @arg @ref LL_PWR_PVDLEVEL_3
* @arg @ref LL_PWR_PVDLEVEL_4
* @arg @ref LL_PWR_PVDLEVEL_5
* @arg @ref LL_PWR_PVDLEVEL_6
* @arg @ref LL_PWR_PVDLEVEL_7
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
{
MODIFY_REG(PWR->CR1, PWR_CR1_PLS, PVDLevel);
}
/**
* @brief Get the voltage threshold detection
* @rmtoll CR1 PLS LL_PWR_GetPVDLevel
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_PVDLEVEL_0
* @arg @ref LL_PWR_PVDLEVEL_1
* @arg @ref LL_PWR_PVDLEVEL_2
* @arg @ref LL_PWR_PVDLEVEL_3
* @arg @ref LL_PWR_PVDLEVEL_4
* @arg @ref LL_PWR_PVDLEVEL_5
* @arg @ref LL_PWR_PVDLEVEL_6
* @arg @ref LL_PWR_PVDLEVEL_7
*/
__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
{
return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_PLS));
}
/**
* @brief Enable access to the backup domain
* @rmtoll CR1 DBP LL_PWR_EnableBkUpAccess
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
SET_BIT(PWR->CR1, PWR_CR1_DBP);
}
/**
* @brief Disable access to the backup domain
* @rmtoll CR1 DBP LL_PWR_DisableBkUpAccess
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
}
/**
* @brief Check if the backup domain is enabled
* @rmtoll CR1 DBP LL_PWR_IsEnabledBkUpAccess
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
}
/**
* @brief Enable the Flash Power Down in Stop Mode
* @rmtoll CR1 FLPS LL_PWR_EnableFlashPowerDown
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableFlashPowerDown(void)
{
SET_BIT(PWR->CR1, PWR_CR1_FLPS);
}
/**
* @brief Disable the Flash Power Down in Stop Mode
* @rmtoll CR1 FLPS LL_PWR_DisableFlashPowerDown
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableFlashPowerDown(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_FLPS);
}
/**
* @brief Check if the Flash Power Down in Stop Mode is enabled
* @rmtoll CR1 FLPS LL_PWR_IsEnabledFlashPowerDown
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_FLPS) == (PWR_CR1_FLPS)) ? 1UL : 0UL);
}
#if defined (PWR_CR1_BOOSTE)
/**
* @brief Enable the Analog Voltage Booster (VDDA)
* @rmtoll CR1 BOOSTE LL_PWR_EnableAnalogBooster
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAnalogBooster(void)
{
SET_BIT(PWR->CR1, PWR_CR1_BOOSTE);
}
/**
* @brief Disable the Analog Voltage Booster (VDDA)
* @rmtoll CR1 BOOSTE LL_PWR_DisableAnalogBooster
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAnalogBooster(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_BOOSTE);
}
/**
* @brief Check if the Analog Voltage Booster (VDDA) is enabled
* @rmtoll CR1 BOOSTE LL_PWR_IsEnabledAnalogBooster
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAnalogBooster(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_BOOSTE) == (PWR_CR1_BOOSTE)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_BOOSTE */
#if defined (PWR_CR1_AVD_READY)
/**
* @brief Enable the Analog Voltage Ready to isolate the BOOST IP until VDDA will be ready
* @rmtoll CR1 AVD_READY LL_PWR_EnableAnalogVoltageReady
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAnalogVoltageReady(void)
{
SET_BIT(PWR->CR1, PWR_CR1_AVD_READY);
}
/**
* @brief Disable the Analog Voltage Ready (VDDA)
* @rmtoll CR1 AVD_READY LL_PWR_DisableAnalogVoltageReady
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAnalogVoltageReady(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_AVD_READY);
}
/**
* @brief Check if the Analog Voltage Booster (VDDA) is enabled
* @rmtoll CR1 AVD_READY LL_PWR_IsEnabledAnalogVoltageReady
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAnalogVoltageReady(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_AVD_READY) == (PWR_CR1_AVD_READY)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_AVD_READY */
/**
* @brief Set the internal Regulator output voltage in STOP mode
* @rmtoll CR1 SVOS LL_PWR_SetStopModeRegulVoltageScaling
* @param VoltageScaling This parameter can be one of the following values:
* @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE3
* @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE4
* @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE5
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetStopModeRegulVoltageScaling(uint32_t VoltageScaling)
{
MODIFY_REG(PWR->CR1, PWR_CR1_SVOS, VoltageScaling);
}
/**
* @brief Get the internal Regulator output voltage in STOP mode
* @rmtoll CR1 SVOS LL_PWR_GetStopModeRegulVoltageScaling
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE3
* @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE4
* @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE5
*/
__STATIC_INLINE uint32_t LL_PWR_GetStopModeRegulVoltageScaling(void)
{
return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_SVOS));
}
/**
* @brief Enable Analog Power Voltage Detector
* @rmtoll CR1 AVDEN LL_PWR_EnableAVD
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAVD(void)
{
SET_BIT(PWR->CR1, PWR_CR1_AVDEN);
}
/**
* @brief Disable Analog Power Voltage Detector
* @rmtoll CR1 AVDEN LL_PWR_DisableAVD
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAVD(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_AVDEN);
}
/**
* @brief Check if Analog Power Voltage Detector is enabled
* @rmtoll CR1 AVDEN LL_PWR_IsEnabledAVD
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAVD(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_AVDEN) == (PWR_CR1_AVDEN)) ? 1UL : 0UL);
}
/**
* @brief Configure the voltage threshold to be detected by the Analog Power Voltage Detector
* @rmtoll CR1 ALS LL_PWR_SetAVDLevel
* @param AVDLevel This parameter can be one of the following values:
* @arg @ref LL_PWR_AVDLEVEL_0
* @arg @ref LL_PWR_AVDLEVEL_1
* @arg @ref LL_PWR_AVDLEVEL_2
* @arg @ref LL_PWR_AVDLEVEL_3
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetAVDLevel(uint32_t AVDLevel)
{
MODIFY_REG(PWR->CR1, PWR_CR1_ALS, AVDLevel);
}
/**
* @brief Get the Analog Voltage threshold to be detected by the Analog Power Voltage Detector
* @rmtoll CR1 ALS LL_PWR_GetAVDLevel
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_AVDLEVEL_0
* @arg @ref LL_PWR_AVDLEVEL_1
* @arg @ref LL_PWR_AVDLEVEL_2
* @arg @ref LL_PWR_AVDLEVEL_3
*/
__STATIC_INLINE uint32_t LL_PWR_GetAVDLevel(void)
{
return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_ALS));
}
#if defined (PWR_CR1_AXIRAM1SO)
/**
* @brief Enable the AXI RAM1 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AXIRAM1SO LL_PWR_EnableAXIRAM1ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAXIRAM1ShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_AXIRAM1SO);
}
/**
* @brief Disable the AXI RAM1 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AXIRAM1SO LL_PWR_DisableAXIRAM1ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAXIRAM1ShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_AXIRAM1SO);
}
/**
* @brief Check if the AXI RAM1 shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 AXIRAM1SO LL_PWR_IsEnabledAXIRAM1ShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAXIRAM1ShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_AXIRAM1SO) == (PWR_CR1_AXIRAM1SO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_AXIRAM1SO */
#if defined (PWR_CR1_AXIRAM2SO)
/**
* @brief Enable the AXI RAM2 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AXIRAM2SO LL_PWR_EnableAXIRAM2ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAXIRAM2ShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_AXIRAM2SO);
}
/**
* @brief Disable the AXI RAM2 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AXIRAM2SO LL_PWR_DisableAXIRAM2ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAXIRAM2ShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_AXIRAM2SO);
}
/**
* @brief Check if the AXI RAM2 shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 AXIRAM2SO LL_PWR_IsEnabledAXIRAM2ShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAXIRAM2ShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_AXIRAM2SO) == (PWR_CR1_AXIRAM2SO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_AXIRAM2SO */
#if defined (PWR_CR1_AXIRAM3SO)
/**
* @brief Enable the AXI RAM3 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AXIRAM3SO LL_PWR_EnableAXIRAM3ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAXIRAM3ShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_AXIRAM3SO);
}
/**
* @brief Disable the AXI RAM3 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AXIRAM3SO LL_PWR_DisableAXIRAM3ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAXIRAM3ShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_AXIRAM3SO);
}
/**
* @brief Check if the AXI RAM3 shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 AXIRAM3SO LL_PWR_IsEnabledAXIRAM3ShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAXIRAM3ShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_AXIRAM3SO) == (PWR_CR1_AXIRAM3SO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_AXIRAM3SO */
#if defined (PWR_CR1_AHBRAM1SO)
/**
* @brief Enable the AHB RAM1 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AHBRAM1SO LL_PWR_EnableAHBRAM1ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAHBRAM1ShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_AHBRAM1SO);
}
/**
* @brief Disable the AHB RAM1 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AHBRAM1SO LL_PWR_DisableAHBRAM1ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAHBRAM1ShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_AHBRAM1SO);
}
/**
* @brief Check if the AHB RAM1 shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 AHBRAM1SO LL_PWR_IsEnabledAHBRAM1ShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM1ShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_AHBRAM1SO) == (PWR_CR1_AHBRAM1SO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_AHBRAM1SO */
#if defined (PWR_CR1_AHBRAM2SO)
/**
* @brief Enable the AHB RAM2 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AHBRAM2SO LL_PWR_EnableAHBRAM2ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableAHBRAM2ShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_AHBRAM2SO);
}
/**
* @brief Disable the AHB RAM2 shut-off in DStop/DStop2 mode
* @rmtoll CR1 AHBRAM2SO LL_PWR_DisableAHBRAM2ShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableAHBRAM2ShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_AHBRAM2SO);
}
/**
* @brief Check if the AHB RAM2 shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 AHBRAM2SO LL_PWR_IsEnabledAHBRAM2ShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM2ShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_AHBRAM2SO) == (PWR_CR1_AHBRAM2SO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_AHBRAM2SO */
#if defined (PWR_CR1_ITCMSO)
/**
* @brief Enable the ITCM shut-off in DStop/DStop2 mode
* @rmtoll CR1 ITCMSO LL_PWR_EnableITCMSOShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableITCMSOShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_ITCMSO);
}
/**
* @brief Disable the ITCM shut-off in DStop/DStop2 mode
* @rmtoll CR1 ITCMSO LL_PWR_DisableITCMSOShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableITCMSOShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_ITCMSO);
}
/**
* @brief Check if the ITCM shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 ITCMSO LL_PWR_IsEnabledITCMShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledITCMShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_ITCMSO) == (PWR_CR1_ITCMSO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_ITCMSO */
#if defined (PWR_CR1_HSITFSO)
/**
* @brief Enable the USB and FDCAN shut-off in DStop/DStop2 mode
* @rmtoll CR1 HSITFSO LL_PWR_EnableHSITFShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableHSITFShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_HSITFSO);
}
/**
* @brief Disable the USB and FDCAN shut-off in DStop/DStop2 mode
* @rmtoll CR1 HSITFSO LL_PWR_DisableHSITFShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableHSITFShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_HSITFSO);
}
/**
* @brief Check if the USB and FDCAN shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 HSITFSO LL_PWR_IsEnabledHSITFShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledHSITFShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_HSITFSO) == (PWR_CR1_HSITFSO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_HSITFSO */
#if defined (PWR_CR1_SRDRAMSO)
/**
* @brief Enable the SRD AHB RAM shut-off in DStop/DStop2 mode
* @rmtoll CR1 SRDRAMSO LL_PWR_EnableSRDRAMShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableSRDRAMShutOff(void)
{
SET_BIT(PWR->CR1, PWR_CR1_SRDRAMSO);
}
/**
* @brief Disable the SRD AHB RAM shut-off in DStop/DStop2 mode
* @rmtoll CR1 SRDRAMSO LL_PWR_DisableSRDRAMShutOff
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableSRDRAMShutOff(void)
{
CLEAR_BIT(PWR->CR1, PWR_CR1_SRDRAMSO);
}
/**
* @brief Check if the SRD AHB RAM shut-off in DStop/DStop2 mode is enabled
* @rmtoll CR1 SRDRAMSO LL_PWR_IsEnabledSRDRAMShutOff
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledSRDRAMShutOff(void)
{
return ((READ_BIT(PWR->CR1, PWR_CR1_SRDRAMSO) == (PWR_CR1_SRDRAMSO)) ? 1UL : 0UL);
}
#endif /* PWR_CR1_SRDRAMSO */
/**
* @brief Enable Backup Regulator
* @rmtoll CR2 BREN LL_PWR_EnableBkUpRegulator
* @note When set, the Backup Regulator (used to maintain backup SRAM content in Standby and
* VBAT modes) is enabled. If BRE is reset, the backup Regulator is switched off. The backup
* SRAM can still be used but its content will be lost in the Standby and VBAT modes. Once set,
* the application must wait that the Backup Regulator Ready flag (BRR) is set to indicate that
* the data written into the RAM will be maintained in the Standby and VBAT modes.
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableBkUpRegulator(void)
{
SET_BIT(PWR->CR2, PWR_CR2_BREN);
}
/**
* @brief Disable Backup Regulator
* @rmtoll CR2 BREN LL_PWR_DisableBkUpRegulator
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableBkUpRegulator(void)
{
CLEAR_BIT(PWR->CR2, PWR_CR2_BREN);
}
/**
* @brief Check if the backup Regulator is enabled
* @rmtoll CR2 BREN LL_PWR_IsEnabledBkUpRegulator
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(void)
{
return ((READ_BIT(PWR->CR2, PWR_CR2_BREN) == (PWR_CR2_BREN)) ? 1UL : 0UL);
}
/**
* @brief Enable VBAT and Temperature monitoring
* @rmtoll CR2 MONEN LL_PWR_EnableMonitoring
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableMonitoring(void)
{
SET_BIT(PWR->CR2, PWR_CR2_MONEN);
}
/**
* @brief Disable VBAT and Temperature monitoring
* @rmtoll CR2 MONEN LL_PWR_DisableMonitoring
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableMonitoring(void)
{
CLEAR_BIT(PWR->CR2, PWR_CR2_MONEN);
}
/**
* @brief Check if the VBAT and Temperature monitoring is enabled
* @rmtoll CR2 MONEN LL_PWR_IsEnabledMonitoring
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledMonitoring(void)
{
return ((READ_BIT(PWR->CR2, PWR_CR2_MONEN) == (PWR_CR2_MONEN)) ? 1UL : 0UL);
}
#if defined (SMPS)
/**
* @brief Configure the PWR supply
* @rmtoll CR3 BYPASS LL_PWR_ConfigSupply
* @rmtoll CR3 LDOEN LL_PWR_ConfigSupply
* @rmtoll CR3 SMPSEN LL_PWR_ConfigSupply
* @rmtoll CR3 SMPSEXTHP LL_PWR_ConfigSupply
* @rmtoll CR3 SMPSLEVEL LL_PWR_ConfigSupply
* @param SupplySource This parameter can be one of the following values:
* @arg @ref LL_PWR_LDO_SUPPLY
* @arg @ref LL_PWR_DIRECT_SMPS_SUPPLY
* @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_LDO
* @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_LDO
* @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO
* @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO
* @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT
* @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT
* @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
* @retval None
*/
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
/* Set the power supply configuration */
MODIFY_REG(PWR->CR3, (PWR_CR3_SMPSLEVEL | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
}
#else
/**
* @brief Configure the PWR supply
* @rmtoll CR3 BYPASS LL_PWR_ConfigSupply
* @rmtoll CR3 LDOEN LL_PWR_ConfigSupply
* @rmtoll CR3 SCUEN LL_PWR_ConfigSupply
* @param SupplySource This parameter can be one of the following values:
* @arg @ref LL_PWR_LDO_SUPPLY
* @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
* @retval None
*/
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
/* Set the power supply configuration */
MODIFY_REG(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
}
#endif /* defined (SMPS) */
#if defined (SMPS)
/**
* @brief Get the PWR supply
* @rmtoll CR3 BYPASS LL_PWR_GetSupply
* @rmtoll CR3 LDOEN LL_PWR_GetSupply
* @rmtoll CR3 SMPSEN LL_PWR_GetSupply
* @rmtoll CR3 SMPSEXTHP LL_PWR_GetSupply
* @rmtoll CR3 SMPSLEVEL LL_PWR_GetSupply
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_LDO_SUPPLY
* @arg @ref LL_PWR_DIRECT_SMPS_SUPPLY
* @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_LDO
* @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_LDO
* @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO
* @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO
* @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT
* @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT
* @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
*/
__STATIC_INLINE uint32_t LL_PWR_GetSupply(void)
{
/* Get the power supply configuration */
return(uint32_t)(READ_BIT(PWR->CR3, (PWR_CR3_SMPSLEVEL | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)));
}
#else
/**
* @brief Get the PWR supply
* @rmtoll CR3 BYPASS LL_PWR_GetSupply
* @rmtoll CR3 LDOEN LL_PWR_GetSupply
* @rmtoll CR3 SCUEN LL_PWR_GetSupply
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_LDO_SUPPLY
* @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
*/
__STATIC_INLINE uint32_t LL_PWR_GetSupply(void)
{
/* Get the power supply configuration */
return(uint32_t)(READ_BIT(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)));
}
#endif /* defined (SMPS) */
/**
* @brief Enable battery charging
* @rmtoll CR3 VBE LL_PWR_EnableBatteryCharging
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableBatteryCharging(void)
{
SET_BIT(PWR->CR3, PWR_CR3_VBE);
}
/**
* @brief Disable battery charging
* @rmtoll CR3 VBE LL_PWR_DisableBatteryCharging
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableBatteryCharging(void)
{
CLEAR_BIT(PWR->CR3, PWR_CR3_VBE);
}
/**
* @brief Check if battery charging is enabled
* @rmtoll CR3 VBE LL_PWR_IsEnabledBatteryCharging
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void)
{
return ((READ_BIT(PWR->CR3, PWR_CR3_VBE) == (PWR_CR3_VBE)) ? 1UL : 0UL);
}
/**
* @brief Set the Battery charge resistor impedance
* @rmtoll CR3 VBRS LL_PWR_SetBattChargResistor
* @param Resistor This parameter can be one of the following values:
* @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K
* @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor)
{
MODIFY_REG(PWR->CR3, PWR_CR3_VBRS, Resistor);
}
/**
* @brief Get the Battery charge resistor impedance
* @rmtoll CR3 VBRS LL_PWR_GetBattChargResistor
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K
* @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K
*/
__STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void)
{
return (uint32_t)(READ_BIT(PWR->CR3, PWR_CR3_VBRS));
}
/**
* @brief Enable the USB regulator
* @rmtoll CR3 USBREGEN LL_PWR_EnableUSBReg
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableUSBReg(void)
{
SET_BIT(PWR->CR3, PWR_CR3_USBREGEN);
}
/**
* @brief Disable the USB regulator
* @rmtoll CR3 USBREGEN LL_PWR_DisableUSBReg
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableUSBReg(void)
{
CLEAR_BIT(PWR->CR3, PWR_CR3_USBREGEN);
}
/**
* @brief Check if the USB regulator is enabled
* @rmtoll CR3 USBREGEN LL_PWR_IsEnabledUSBReg
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBReg(void)
{
return ((READ_BIT(PWR->CR3, PWR_CR3_USBREGEN) == (PWR_CR3_USBREGEN)) ? 1UL : 0UL);
}
/**
* @brief Enable the USB voltage detector
* @rmtoll CR3 USB33DEN LL_PWR_EnableUSBVoltageDetector
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableUSBVoltageDetector(void)
{
SET_BIT(PWR->CR3, PWR_CR3_USB33DEN);
}
/**
* @brief Disable the USB voltage detector
* @rmtoll CR3 USB33DEN LL_PWR_DisableUSBVoltageDetector
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableUSBVoltageDetector(void)
{
CLEAR_BIT(PWR->CR3, PWR_CR3_USB33DEN);
}
/**
* @brief Check if the USB voltage detector is enabled
* @rmtoll CR3 USB33DEN LL_PWR_IsEnabledUSBVoltageDetector
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBVoltageDetector(void)
{
return ((READ_BIT(PWR->CR3, PWR_CR3_USB33DEN) == (PWR_CR3_USB33DEN)) ? 1UL : 0UL);
}
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief Set the D1 domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_D1 LL_PWR_CPU_SetD1PowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_D1STOP
* @arg @ref LL_PWR_CPU_MODE_D1STANDBY
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_SetD1PowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D1, PDMode);
}
#else
/**
* @brief Set the CPU domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR RETDS_CD LL_PWR_CPU_SetCDPowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_CDSTOP
* @arg @ref LL_PWR_CPU_MODE_CDSTOP2
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_SetCDPowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPUCR, PWR_CPUCR_RETDS_CD, PDMode);
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief Set the D1 domain Power Down mode when the CPU2 enters deepsleep
* @rmtoll CPU2CR PDDS_D1 LL_PWR_CPU2_SetD1PowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU2_MODE_D1STOP
* @arg @ref LL_PWR_CPU2_MODE_D1STANDBY
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU2_SetD1PowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPU2CR, PWR_CPU2CR_PDDS_D1, PDMode);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief Get the D1 Domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_D1 LL_PWR_CPU_GetD1PowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_D1STOP
* @arg @ref LL_PWR_CPU_MODE_D1STANDBY
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_GetD1PowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_D1));
}
#else
/**
* @brief Get the CD Domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR RETDS_CD LL_PWR_CPU_GetCDPowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_CDSTOP
* @arg @ref LL_PWR_CPU_MODE_CDSTOP2
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_GetCDPowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_RETDS_CD));
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief Get the D1 Domain Power Down mode when the CPU2 enters deepsleep
* @rmtoll CPU2CR PDDS_D1 LL_PWR_CPU2_GetD1PowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU2_MODE_D1STOP
* @arg @ref LL_PWR_CPU2_MODE_D1STANDBY
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_GetD1PowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPU2CR, PWR_CPU2CR_PDDS_D1));
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief Set the D2 domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_D2 LL_PWR_CPU_SetD2PowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_D2STOP
* @arg @ref LL_PWR_CPU_MODE_D2STANDBY
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_SetD2PowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D2, PDMode);
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief Set the D2 domain Power Down mode when the CPU2 enters deepsleep
* @rmtoll CPU2CR PDDS_D2 LL_PWR_CPU2_SetD2PowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU2_MODE_D2STOP
* @arg @ref LL_PWR_CPU2_MODE_D2STANDBY
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU2_SetD2PowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPU2CR, PWR_CPU2CR_PDDS_D2, PDMode);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief Get the D2 Domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_D2 LL_PWR_CPU_GetD2PowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_D2STOP
* @arg @ref LL_PWR_CPU_MODE_D2STANDBY
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_GetD2PowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_D2));
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief Get the D2 Domain Power Down mode when the CPU2 enters deepsleep
* @rmtoll CPU2CR PDDS_D2 LL_PWR_CPU2_GetD2PowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU2_MODE_D2STOP
* @arg @ref LL_PWR_CPU2_MODE_D2STANDBY
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_GetD2PowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPU2CR, PWR_CPU2CR_PDDS_D2));
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief Set the D3 domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_D3 LL_PWR_CPU_SetD3PowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_D3STOP
* @arg @ref LL_PWR_CPU_MODE_D3STANDBY
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_SetD3PowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D3 , PDMode);
}
#else
/**
* @brief Set the SRD domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_SRD LL_PWR_CPU_SetSRDPowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_SRDSTOP
* @arg @ref LL_PWR_CPU_MODE_SRDSTANDBY
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_SetSRDPowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_SRD , PDMode);
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief Set the D3 domain Power Down mode when the CPU2 enters deepsleep
* @rmtoll CPU2CR PDDS_D3 LL_PWR_CPU2_SetD3PowerMode
* @param PDMode This parameter can be one of the following values:
* @arg @ref LL_PWR_CPU2_MODE_D3STOP
* @arg @ref LL_PWR_CPU2_MODE_D3STANDBY
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU2_SetD3PowerMode(uint32_t PDMode)
{
MODIFY_REG(PWR->CPU2CR, PWR_CPU2CR_PDDS_D3, PDMode);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief Get the D3 Domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_D3 LL_PWR_CPU_GetD3PowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_D3STOP
* @arg @ref LL_PWR_CPU_MODE_D3STANDBY
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_GetD3PowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_D3));
}
#else
/**
* @brief Get the SRD Domain Power Down mode when the CPU enters deepsleep
* @rmtoll CPUCR PDDS_SRD LL_PWR_CPU_GetSRDPowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU_MODE_SRDSTOP
* @arg @ref LL_PWR_CPU_MODE_SRDSTANDBY
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_GetSRDPowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_SRD));
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief Get the D3 Domain Power Down mode when the CPU2 enters deepsleep
* @rmtoll CPU2CR PDDS_D3 LL_PWR_CPU2_GetD3PowerMode
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_CPU2_MODE_D3STOP
* @arg @ref LL_PWR_CPU2_MODE_D3STANDBY
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_GetD3PowerMode(void)
{
return (uint32_t)(READ_BIT(PWR->CPU2CR, PWR_CPU2CR_PDDS_D3));
}
#endif /* DUAL_CORE */
#if defined (DUAL_CORE)
/**
* @brief Hold the CPU1 and allocated peripherals when exiting from STOP mode
* @rmtoll CPU2CR HOLD1 LL_PWR_HoldCPU1
* @retval None
*/
__STATIC_INLINE void LL_PWR_HoldCPU1(void)
{
SET_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1);
}
/**
* @brief Release the CPU1 and allocated peripherals
* @rmtoll CPU2CR HOLD1 LL_PWR_ReleaseCPU1
* @retval None
*/
__STATIC_INLINE void LL_PWR_ReleaseCPU1(void)
{
CLEAR_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1);
}
/**
* @brief Ckeck if the CPU1 and allocated peripherals are held
* @rmtoll CPU2CR HOLD1 LL_PWR_IsCPU1Held
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsCPU1Held(void)
{
return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1) == (PWR_CPU2CR_HOLD1)) ? 1UL : 0UL);
}
/**
* @brief Hold the CPU2 and allocated peripherals when exiting from STOP mode
* @rmtoll CPUCR HOLD2 LL_PWR_HoldCPU2
* @retval None
*/
__STATIC_INLINE void LL_PWR_HoldCPU2(void)
{
SET_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2);
}
/**
* @brief Release the CPU2 and allocated peripherals
* @rmtoll CPUCR HOLD2 LL_PWR_ReleaseCPU2
* @retval None
*/
__STATIC_INLINE void LL_PWR_ReleaseCPU2(void)
{
CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2);
}
/**
* @brief Ckeck if the CPU2 and allocated peripherals are held
* @rmtoll CPUCR HOLD2 LL_PWR_IsCPU2Held
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsCPU2Held(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2) == (PWR_CPUCR_HOLD2)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief D3 domain remains in Run mode regardless of CPU subsystem modes
* @rmtoll CPUCR RUN_D3 LL_PWR_CPU_EnableD3RunInLowPowerMode
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_EnableD3RunInLowPowerMode(void)
{
SET_BIT(PWR->CPUCR, PWR_CPUCR_RUN_D3);
}
#else
/**
* @brief SRD domain remains in Run mode regardless of CPU subsystem modes
* @rmtoll CPUCR RUN_SRD LL_PWR_CPU_EnableSRDRunInLowPowerMode
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_EnableSRDRunInLowPowerMode(void)
{
SET_BIT(PWR->CPUCR, PWR_CPUCR_RUN_SRD);
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief D3 domain remains in Run mode regardless of CPU2 subsystem modes
* @rmtoll CPU2CR RUN_D3 LL_PWR_CPU2_EnableD3RunInLowPowerMode
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU2_EnableD3RunInLowPowerMode(void)
{
SET_BIT(PWR->CPU2CR, PWR_CPU2CR_RUN_D3);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief D3 domain follows CPU subsystem modes
* @rmtoll CPUCR RUN_D3 LL_PWR_CPU_DisableD3RunInLowPowerMode
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_DisableD3RunInLowPowerMode(void)
{
CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_RUN_D3);
}
#else
/**
* @brief SRD domain follows CPU subsystem modes
* @rmtoll CPUCR RUN_SRD LL_PWR_CPU_DisableSRDRunInLowPowerMode
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU_DisableSRDRunInLowPowerMode(void)
{
CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_RUN_SRD);
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief D3 domain follows CPU2 subsystem modes
* @rmtoll CPU2CR RUN_D3 LL_PWR_CPU2_DisableD3RunInLowPowerMode
* @retval None
*/
__STATIC_INLINE void LL_PWR_CPU2_DisableD3RunInLowPowerMode(void)
{
CLEAR_BIT(PWR->CPU2CR, PWR_CPU2CR_RUN_D3);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_PDDS_D2)
/**
* @brief Check if D3 is kept in Run mode when CPU enters low power mode
* @rmtoll CPUCR RUN_D3 LL_PWR_CPU_IsEnabledD3RunInLowPowerMode
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_IsEnabledD3RunInLowPowerMode(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_RUN_D3) == (PWR_CPUCR_RUN_D3)) ? 1UL : 0UL);
}
#else
/**
* @brief Check if SRD is kept in Run mode when CPU enters low power mode
* @rmtoll CPUCR RUN_SRD LL_PWR_CPU_IsEnabledSRDRunInLowPowerMode
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_IsEnabledSRDRunInLowPowerMode(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_RUN_SRD) == (PWR_CPUCR_RUN_SRD)) ? 1UL : 0UL);
}
#endif /* PWR_CPUCR_PDDS_D2 */
#if defined (DUAL_CORE)
/**
* @brief Check if D3 is kept in Run mode when CPU2 enters low power mode
* @rmtoll CPU2CR RUN_D3 LL_PWR_CPU2_IsEnabledD3RunInLowPowerMode
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_IsEnabledD3RunInLowPowerMode(void)
{
return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_RUN_D3) == (PWR_CPU2CR_RUN_D3)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
/**
* @brief Set the main internal Regulator output voltage
* @rmtoll D3CR VOS LL_PWR_SetRegulVoltageScaling
* @param VoltageScaling This parameter can be one of the following values:
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE0
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
* @note For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0
* is applied when PWR_D3CR_VOS[1:0] = 0b11 and SYSCFG_PWRCR_ODEN = 0b1.
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
#if defined (PWR_CPUCR_PDDS_D2)
MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
#else
MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#endif /* PWR_CPUCR_PDDS_D2 */
}
/**
* @brief Get the main internal Regulator output voltage
* @rmtoll D3CR VOS LL_PWR_GetRegulVoltageScaling
* @note For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, checking
* VOS0 need the check of PWR_D3CR_VOS[1:0] field and SYSCFG_PWRCR_ODEN bit.
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE0
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
* @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
*/
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
#if defined (PWR_CPUCR_PDDS_D2)
return (uint32_t)(READ_BIT(PWR->D3CR, PWR_D3CR_VOS));
#else
return (uint32_t)(READ_BIT(PWR->SRDCR, PWR_SRDCR_VOS));
#endif /* PWR_CPUCR_PDDS_D2 */
}
/**
* @brief Enable the WakeUp PINx functionality
* @rmtoll WKUPEPR WKUPEN1 LL_PWR_EnableWakeUpPin\n
* WKUPEPR WKUPEN2 LL_PWR_EnableWakeUpPin\n
* WKUPEPR WKUPEN3 LL_PWR_EnableWakeUpPin\n
* WKUPEPR WKUPEN4 LL_PWR_EnableWakeUpPin\n
* WKUPEPR WKUPEN5 LL_PWR_EnableWakeUpPin\n
* WKUPEPR WKUPEN6 LL_PWR_EnableWakeUpPin
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval None
*/
__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
{
SET_BIT(PWR->WKUPEPR, WakeUpPin);
}
/**
* @brief Disable the WakeUp PINx functionality
* @rmtoll WKUPEPR WKUPEN1 LL_PWR_DisableWakeUpPin\n
* WKUPEPR WKUPEN2 LL_PWR_DisableWakeUpPin\n
* WKUPEPR WKUPEN3 LL_PWR_DisableWakeUpPin\n
* WKUPEPR WKUPEN4 LL_PWR_DisableWakeUpPin\n
* WKUPEPR WKUPEN5 LL_PWR_DisableWakeUpPin\n
* WKUPEPR WKUPEN6 LL_PWR_DisableWakeUpPin
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval None
*/
__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
CLEAR_BIT(PWR->WKUPEPR, WakeUpPin);
}
/**
* @brief Check if the WakeUp PINx functionality is enabled
* @rmtoll WKUPEPR WKUPEN1 LL_PWR_IsEnabledWakeUpPin\n
* WKUPEPR WKUPEN2 LL_PWR_IsEnabledWakeUpPin\n
* WKUPEPR WKUPEN3 LL_PWR_IsEnabledWakeUpPin\n
* WKUPEPR WKUPEN4 LL_PWR_IsEnabledWakeUpPin\n
* WKUPEPR WKUPEN5 LL_PWR_IsEnabledWakeUpPin\n
* WKUPEPR WKUPEN6 LL_PWR_IsEnabledWakeUpPin
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
{
return ((READ_BIT(PWR->WKUPEPR, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);
}
/**
* @brief Set the Wake-Up pin polarity low for the event detection
* @rmtoll WKUPEPR WKUPP1 LL_PWR_SetWakeUpPinPolarityLow\n
* WKUPEPR WKUPP2 LL_PWR_SetWakeUpPinPolarityLow\n
* WKUPEPR WKUPP3 LL_PWR_SetWakeUpPinPolarityLow\n
* WKUPEPR WKUPP4 LL_PWR_SetWakeUpPinPolarityLow\n
* WKUPEPR WKUPP5 LL_PWR_SetWakeUpPinPolarityLow\n
* WKUPEPR WKUPP6 LL_PWR_SetWakeUpPinPolarityLow
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)
{
SET_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos));
}
/**
* @brief Set the Wake-Up pin polarity high for the event detection
* @rmtoll WKUPEPR WKUPP1 LL_PWR_SetWakeUpPinPolarityHigh\n
* WKUPEPR WKUPP2 LL_PWR_SetWakeUpPinPolarityHigh\n
* WKUPEPR WKUPP3 LL_PWR_SetWakeUpPinPolarityHigh\n
* WKUPEPR WKUPP4 LL_PWR_SetWakeUpPinPolarityHigh\n
* WKUPEPR WKUPP5 LL_PWR_SetWakeUpPinPolarityHigh\n
* WKUPEPR WKUPP6 LL_PWR_SetWakeUpPinPolarityHigh
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)
{
CLEAR_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos));
}
/**
* @brief Get the Wake-Up pin polarity for the event detection
* @rmtoll WKUPEPR WKUPP1 LL_PWR_IsWakeUpPinPolarityLow\n
* WKUPEPR WKUPP2 LL_PWR_IsWakeUpPinPolarityLow\n
* WKUPEPR WKUPP3 LL_PWR_IsWakeUpPinPolarityLow\n
* WKUPEPR WKUPP4 LL_PWR_IsWakeUpPinPolarityLow\n
* WKUPEPR WKUPP5 LL_PWR_IsWakeUpPinPolarityLow\n
* WKUPEPR WKUPP6 LL_PWR_IsWakeUpPinPolarityLow
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin)
{
return ((READ_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos)) == (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos)) ? 1UL : 0UL);
}
/**
* @brief Set the Wake-Up pin Pull None
* @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_SetWakeUpPinPullNone\n
* WKUPEPR WKUPPUPD2 LL_PWR_SetWakeUpPinPullNone\n
* WKUPEPR WKUPPUPD3 LL_PWR_SetWakeUpPinPullNone\n
* WKUPEPR WKUPPUPD4 LL_PWR_SetWakeUpPinPullNone\n
* WKUPEPR WKUPPUPD5 LL_PWR_SetWakeUpPinPullNone\n
* WKUPEPR WKUPPUPD6 LL_PWR_SetWakeUpPinPullNone
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetWakeUpPinPullNone(uint32_t WakeUpPin)
{
MODIFY_REG(PWR->WKUPEPR, \
(PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)), \
(LL_PWR_WAKEUP_PIN_NOPULL << ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));
}
/**
* @brief Set the Wake-Up pin Pull Up
* @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_SetWakeUpPinPullUp\n
* WKUPEPR WKUPPUPD2 LL_PWR_SetWakeUpPinPullUp\n
* WKUPEPR WKUPPUPD3 LL_PWR_SetWakeUpPinPullUp\n
* WKUPEPR WKUPPUPD4 LL_PWR_SetWakeUpPinPullUp\n
* WKUPEPR WKUPPUPD5 LL_PWR_SetWakeUpPinPullUp\n
* WKUPEPR WKUPPUPD6 LL_PWR_SetWakeUpPinPullUp
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetWakeUpPinPullUp(uint32_t WakeUpPin)
{
MODIFY_REG(PWR->WKUPEPR, \
(PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)), \
(LL_PWR_WAKEUP_PIN_PULLUP << ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));
}
/**
* @brief Set the Wake-Up pin Pull Down
* @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_SetWakeUpPinPullDown\n
* WKUPEPR WKUPPUPD2 LL_PWR_SetWakeUpPinPullDown\n
* WKUPEPR WKUPPUPD3 LL_PWR_SetWakeUpPinPullDown\n
* WKUPEPR WKUPPUPD4 LL_PWR_SetWakeUpPinPullDown\n
* WKUPEPR WKUPPUPD5 LL_PWR_SetWakeUpPinPullDown\n
* WKUPEPR WKUPPUPD6 LL_PWR_SetWakeUpPinPullDown
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval None
*/
__STATIC_INLINE void LL_PWR_SetWakeUpPinPullDown(uint32_t WakeUpPin)
{
MODIFY_REG(PWR->WKUPEPR, \
(PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)), \
(LL_PWR_WAKEUP_PIN_PULLDOWN << ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));
}
/**
* @brief Get the Wake-Up pin pull
* @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_GetWakeUpPinPull\n
* WKUPEPR WKUPPUPD2 LL_PWR_GetWakeUpPinPull\n
* WKUPEPR WKUPPUPD3 LL_PWR_GetWakeUpPinPull\n
* WKUPEPR WKUPPUPD4 LL_PWR_GetWakeUpPinPull\n
* WKUPEPR WKUPPUPD5 LL_PWR_GetWakeUpPinPull\n
* WKUPEPR WKUPPUPD6 LL_PWR_GetWakeUpPinPull
* @param WakeUpPin This parameter can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN1
* @arg @ref LL_PWR_WAKEUP_PIN2
* @arg @ref LL_PWR_WAKEUP_PIN3 (*)
* @arg @ref LL_PWR_WAKEUP_PIN4
* @arg @ref LL_PWR_WAKEUP_PIN5 (*)
* @arg @ref LL_PWR_WAKEUP_PIN6
*
* (*) value not defined in all devices.
*
* @retval Returned value can be one of the following values:
* @arg @ref LL_PWR_WAKEUP_PIN_NOPULL
* @arg @ref LL_PWR_WAKEUP_PIN_PULLUP
* @arg @ref LL_PWR_WAKEUP_PIN_PULLDOWN
*/
__STATIC_INLINE uint32_t LL_PWR_GetWakeUpPinPull(uint32_t WakeUpPin)
{
uint32_t regValue = READ_BIT(PWR->WKUPEPR, (PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)));
return (uint32_t)(regValue >> ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK));
}
/**
* @}
*/
/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management
* @{
*/
/**
* @brief Indicate whether VDD voltage is below the selected PVD threshold
* @rmtoll CSR1 PVDO LL_PWR_IsActiveFlag_PVDO
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)
{
return ((READ_BIT(PWR->CSR1, PWR_CSR1_PVDO) == (PWR_CSR1_PVDO)) ? 1UL : 0UL);
}
/**
* @brief Indicate whether the voltage level is ready for current actual used VOS
* @rmtoll CSR1 ACTVOSRDY LL_PWR_IsActiveFlag_ACTVOS
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ACTVOS(void)
{
return ((READ_BIT(PWR->CSR1, PWR_CSR1_ACTVOSRDY) == (PWR_CSR1_ACTVOSRDY)) ? 1UL : 0UL);
}
/**
* @brief Indicate whether VDDA voltage is below the selected AVD threshold
* @rmtoll CSR1 AVDO LL_PWR_IsActiveFlag_AVDO
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_AVDO(void)
{
return ((READ_BIT(PWR->CSR1, PWR_CSR1_AVDO) == (PWR_CSR1_AVDO)) ? 1UL : 0UL);
}
#if defined (PWR_CSR1_MMCVDO)
/**
* @brief Indicate whether VDDMMC voltage is below 1V2
* @rmtoll CSR1 MMCVDO LL_PWR_IsActiveFlag_MMCVDO
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_MMCVDO(void)
{
return ((READ_BIT(PWR->CSR1, PWR_CSR1_MMCVDO) == (PWR_CSR1_MMCVDO)) ? 1UL : 0UL);
}
#endif /* PWR_CSR1_MMCVDO */
/**
* @brief Get Backup Regulator ready Flag
* @rmtoll CR2 BRRDY LL_PWR_IsActiveFlag_BRR
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(void)
{
return ((READ_BIT(PWR->CR2, PWR_CR2_BRRDY) == (PWR_CR2_BRRDY)) ? 1UL : 0UL);
}
/**
* @brief Indicate whether the VBAT level is above or below low threshold
* @rmtoll CR2 VBATL LL_PWR_IsActiveFlag_VBATL
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VBATL(void)
{
return ((READ_BIT(PWR->CR2, PWR_CR2_VBATL) == (PWR_CR2_VBATL)) ? 1UL : 0UL);
}
/**
* @brief Indicate whether the VBAT level is above or below high threshold
* @rmtoll CR2 VBATH LL_PWR_IsActiveFlag_VBATH
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VBATH(void)
{
return ((READ_BIT(PWR->CR2, PWR_CR2_VBATH) == (PWR_CR2_VBATH)) ? 1UL : 0UL);
}
/**
* @brief Indicate whether the CPU temperature level is above or below low threshold
* @rmtoll CR2 TEMPL LL_PWR_IsActiveFlag_TEMPL
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_TEMPL(void)
{
return ((READ_BIT(PWR->CR2, PWR_CR2_TEMPL) == (PWR_CR2_TEMPL)) ? 1UL : 0UL);
}
/**
* @brief Indicate whether the CPU temperature level is above or below high threshold
* @rmtoll CR2 TEMPH LL_PWR_IsActiveFlag_TEMPH
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_TEMPH(void)
{
return ((READ_BIT(PWR->CR2, PWR_CR2_TEMPH) == (PWR_CR2_TEMPH)) ? 1UL : 0UL);
}
#if defined (SMPS)
/**
* @brief Indicate whether the SMPS external supply is ready or not
* @rmtoll CR3 SMPSEXTRDY LL_PWR_IsActiveFlag_SMPSEXT
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SMPSEXT(void)
{
return ((READ_BIT(PWR->CR3, PWR_CR3_SMPSEXTRDY) == (PWR_CR3_SMPSEXTRDY)) ? 1UL : 0UL);
}
#endif /* SMPS */
/**
* @brief Indicate whether the USB supply is ready or not
* @rmtoll CR3 USBRDY LL_PWR_IsActiveFlag_USB
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_USB(void)
{
return ((READ_BIT(PWR->CR3, PWR_CR3_USB33RDY) == (PWR_CR3_USB33RDY)) ? 1UL : 0UL);
}
#if defined (DUAL_CORE)
/**
* @brief Get HOLD2 Flag
* @rmtoll CPUCR HOLD2F LL_PWR_IsActiveFlag_HOLD2
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_HOLD2(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2F) == (PWR_CPUCR_HOLD2F)) ? 1UL : 0UL);
}
/**
* @brief Get HOLD1 Flag
* @rmtoll CPU2CR HOLD1F LL_PWR_IsActiveFlag_HOLD1
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_HOLD1(void)
{
return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1F) == (PWR_CPU2CR_HOLD1F)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
/**
* @brief Get CPU System Stop Flag
* @rmtoll CPUCR STOPF LL_PWR_CPU_IsActiveFlag_STOP
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_STOP(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_STOPF) == (PWR_CPUCR_STOPF)) ? 1UL : 0UL);
}
#if defined (DUAL_CORE)
/**
* @brief Get CPU2 System Stop Flag
* @rmtoll CPU2CR STOPF LL_PWR_CPU2_IsActiveFlag_STOP
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_STOP(void)
{
return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_STOPF) == (PWR_CPU2CR_STOPF)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
/**
* @brief Get CPU System Standby Flag
* @rmtoll CPUCR SBF LL_PWR_CPU_IsActiveFlag_SB
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_SB(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_SBF) == (PWR_CPUCR_SBF)) ? 1UL : 0UL);
}
#if defined (DUAL_CORE)
/**
* @brief Get CPU2 System Standby Flag
* @rmtoll CPU2CR SBF LL_PWR_CPU2_IsActiveFlag_SB
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_SB(void)
{
return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_SBF) == (PWR_CPU2CR_SBF)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_SBF_D1)
/**
* @brief Get CPU D1 Domain Standby Flag
* @rmtoll CPUCR SBF_D1 LL_PWR_CPU_IsActiveFlag_SB_D1
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_SB_D1(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_SBF_D1) == (PWR_CPUCR_SBF_D1)) ? 1UL : 0UL);
}
#endif /* PWR_CPUCR_SBF_D1 */
#if defined (DUAL_CORE)
/**
* @brief Get CPU2 D1 Domain Standby Flag
* @rmtoll CPU2CR SBF_D1 LL_PWR_CPU2_IsActiveFlag_SB_D1
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_SB_D1(void)
{
return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_SBF_D1) == (PWR_CPU2CR_SBF_D1)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
#if defined (PWR_CPUCR_SBF_D2)
/**
* @brief Get CPU D2 Domain Standby Flag
* @rmtoll CPUCR SBF_D2 LL_PWR_CPU_IsActiveFlag_SB_D2
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_SB_D2(void)
{
return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_SBF_D2) == (PWR_CPUCR_SBF_D2)) ? 1UL : 0UL);
}
#endif /* PWR_CPUCR_SBF_D2 */
#if defined (DUAL_CORE)
/**
* @brief Get CPU2 D2 Domain Standby Flag
* @rmtoll CPU2CR SBF_D2 LL_PWR_CPU2_IsActiveFlag_SB_D2
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_SB_D2(void)
{
return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_SBF_D2) == (PWR_CPU2CR_SBF_D2)) ? 1UL : 0UL);
}
#endif /* DUAL_CORE */
/**
* @brief Indicate whether the Regulator is ready in the selected voltage range
* or if its output voltage is still changing to the required voltage level
* @rmtoll D3CR VOSRDY LL_PWR_IsActiveFlag_VOS
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
#if defined (PWR_CPUCR_PDDS_D2)
return ((READ_BIT(PWR->D3CR, PWR_D3CR_VOSRDY) == (PWR_D3CR_VOSRDY)) ? 1UL : 0UL);
#else
return ((READ_BIT(PWR->SRDCR, PWR_SRDCR_VOSRDY) == (PWR_SRDCR_VOSRDY)) ? 1UL : 0UL);
#endif /* PWR_CPUCR_PDDS_D2 */
}
/**
* @brief Get Wake-up Flag 6
* @rmtoll WKUPFR WKUPF6 LL_PWR_IsActiveFlag_WU6
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU6(void)
{
return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF6) == (PWR_WKUPFR_WKUPF6)) ? 1UL : 0UL);
}
#if defined (PWR_WKUPFR_WKUPF5)
/**
* @brief Get Wake-up Flag 5
* @rmtoll WKUPFR WKUPF5 LL_PWR_IsActiveFlag_WU5
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(void)
{
return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF5) == (PWR_WKUPFR_WKUPF5)) ? 1UL : 0UL);
}
#endif /* defined (PWR_WKUPFR_WKUPF5) */
/**
* @brief Get Wake-up Flag 4
* @rmtoll WKUPFR WKUPF4 LL_PWR_IsActiveFlag_WU4
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(void)
{
return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF4) == (PWR_WKUPFR_WKUPF4)) ? 1UL : 0UL);
}
#if defined (PWR_WKUPFR_WKUPF3)
/**
* @brief Get Wake-up Flag 3
* @rmtoll WKUPFR WKUPF3 LL_PWR_IsActiveFlag_WU3
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(void)
{
return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF3) == (PWR_WKUPFR_WKUPF3)) ? 1UL : 0UL);
}
#endif /* defined (PWR_WKUPFR_WKUPF3) */
/**
* @brief Get Wake-up Flag 2
* @rmtoll WKUPFR WKUPF2 LL_PWR_IsActiveFlag_WU2
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(void)
{
return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF2) == (PWR_WKUPFR_WKUPF2)) ? 1UL : 0UL);
}
/**
* @brief Get Wake-up Flag 1
* @rmtoll WKUPFR WKUPF1 LL_PWR_IsActiveFlag_WU1
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(void)
{
return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF1) == (PWR_WKUPFR_WKUPF1)) ? 1UL : 0UL);
}
/**
* @brief Clear CPU STANDBY, STOP and HOLD flags
* @rmtoll CPUCR CSSF LL_PWR_ClearFlag_CPU
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_CPU(void)
{
SET_BIT(PWR->CPUCR, PWR_CPUCR_CSSF);
}
#if defined (DUAL_CORE)
/**
* @brief Clear CPU2 STANDBY, STOP and HOLD flags
* @rmtoll CPU2CR CSSF LL_PWR_ClearFlag_CPU2
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_CPU2(void)
{
SET_BIT(PWR->CPU2CR, PWR_CPU2CR_CSSF);
}
#endif /* DUAL_CORE */
/**
* @brief Clear Wake-up Flag 6
* @rmtoll WKUPCR WKUPC6 LL_PWR_ClearFlag_WU6
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_WU6(void)
{
WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC6);
}
#if defined (PWR_WKUPCR_WKUPC5)
/**
* @brief Clear Wake-up Flag 5
* @rmtoll WKUPCR WKUPC5 LL_PWR_ClearFlag_WU5
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_WU5(void)
{
WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC5);
}
#endif /* defined (PWR_WKUPCR_WKUPC5) */
/**
* @brief Clear Wake-up Flag 4
* @rmtoll WKUPCR WKUPC4 LL_PWR_ClearFlag_WU4
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_WU4(void)
{
WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC4);
}
#if defined (PWR_WKUPCR_WKUPC3)
/**
* @brief Clear Wake-up Flag 3
* @rmtoll WKUPCR WKUPC3 LL_PWR_ClearFlag_WU3
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_WU3(void)
{
WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC3);
}
#endif /* defined (PWR_WKUPCR_WKUPC3) */
/**
* @brief Clear Wake-up Flag 2
* @rmtoll WKUPCR WKUPC2 LL_PWR_ClearFlag_WU2
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_WU2(void)
{
WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC2);
}
/**
* @brief Clear Wake-up Flag 1
* @rmtoll WKUPCR WKUPC1 LL_PWR_ClearFlag_WU1
* @retval None
*/
__STATIC_INLINE void LL_PWR_ClearFlag_WU1(void)
{
WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC1);
}
#if defined (USE_FULL_LL_DRIVER)
/** @defgroup PWR_LL_EF_Init De-initialization function
* @{
*/
ErrorStatus LL_PWR_DeInit(void);
/**
* @}
*/
#endif /* defined (USE_FULL_LL_DRIVER) */
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
#endif /* defined (PWR) */
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* STM32H7xx_LL_PWR_H */
|