index
:
riscv-processor-inorder
master
RISC-V-I In Order Processor
joshua
summary
refs
log
blame
commit
diff
log msg
author
committer
range
path:
root
/
verilog
/
fpu
/
compile
blob: 08b3b83b3caf83608c6a9e9dd1742f69986d6bed (
plain
) (
tree
)
9dc6d71
1
2
3
4
#!/bin/sh
iverilog
fpu_bench.v vvp
a.out