summaryrefslogtreecommitdiff
path: root/verilog/alu/v6/synth_alu6.v alu6.blif
diff options
context:
space:
mode:
authorJoshua Yun <jjyun4@illinois.edu>2023-08-28 14:42:23 -0500
committerJoshua Yun <jjyun4@illinois.edu>2023-08-28 14:42:23 -0500
commitc1fa3c36da28e9e947f6279329c47777f31fe7a2 (patch)
treebd321c8e33200427b23bffe96c7c1bae90d8a044 /verilog/alu/v6/synth_alu6.v alu6.blif
parentd069ea63cce08c0f5c8d7da7f8ab05115bd8d856 (diff)
downloadriscv-processor-inorder-master.tar.gz
Added new riscv processor design into git repoHEADmaster
Diffstat (limited to 'verilog/alu/v6/synth_alu6.v alu6.blif')
-rw-r--r--verilog/alu/v6/synth_alu6.v alu6.blif1
1 files changed, 0 insertions, 1 deletions
diff --git a/verilog/alu/v6/synth_alu6.v alu6.blif b/verilog/alu/v6/synth_alu6.v alu6.blif
deleted file mode 100644
index 8186d4c..0000000
--- a/verilog/alu/v6/synth_alu6.v alu6.blif
+++ /dev/null
@@ -1 +0,0 @@
-# Generated by Yosys 0.15+70 (git sha1 48d7a6c47, gcc 11.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fPIC -Os)