diff options
author | joshua <joshua@joshuayun.com> | 2021-12-14 01:46:40 -0600 |
---|---|---|
committer | joshua <joshua@joshuayun.com> | 2021-12-14 01:46:40 -0600 |
commit | 9dc6d7180438031d25daf6a68a3959c3cfa9312d (patch) | |
tree | e7bcab090bf1872392c0ca40e6128269136d42be /verilog/bench_alu.v | |
download | riscv-processor-inorder-9dc6d7180438031d25daf6a68a3959c3cfa9312d.tar.gz |
Initial Commit
Diffstat (limited to 'verilog/bench_alu.v')
-rw-r--r-- | verilog/bench_alu.v | 23 |
1 files changed, 23 insertions, 0 deletions
diff --git a/verilog/bench_alu.v b/verilog/bench_alu.v new file mode 100644 index 0000000..9c0140c --- /dev/null +++ b/verilog/bench_alu.v @@ -0,0 +1,23 @@ +`timescale 1us/1ns + +`include "riscv_alu.v" +`include "alu_ops.vh" + +module bench_alu; + +reg [3:0] op; +reg [31:0] input1, input2; +wire [31:0] alu_out; + +riscv_alu alu0 (input1, input2, op, alu_out); + +initial begin + op=`SLT; + input1=32'hA; + input2=32'hD; + #50 + $display("\nALU OP AND: %d %16b + %d %16b = %d %b", $signed(input1), input1, $signed(input2), input2, $signed(alu_out), alu_out); + $finish; +end + +endmodule |